Model Name: T650HVN05.4

Issue Date : 2013/1/9

(   )Preliminary Specifications
(＊)Final Specifications

Customer Signature	Date	AUO	Date
Approved By _____		Approval By PM Director CP Wang _____	
Note		Reviewed By RD Director Eugene CC Chen _____	
		Reviewed By Project Leader Jerry Jiang _____	
		Prepared By PM Fanfan Lee _____	

Contents

Record of Revision

Version	Date	Page	Description
0.1	2012/11/10		First release
0.2	2012/1/3	P.13	LVDS connector control and I2C pin description
		P.23	Optical Specification

1. General Description

This specification applies to the 65.0 inch Color TFT-LCD Module T650HVN05.4. This LCD module has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 65.0 inch. This module supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

The T650HVN05.4 has been designed to apply the 10-bit 4 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

* General Information

Items	Specification	Unit	Note
Active Screen Size	65.00	inch	
Display Area	1428.48(H) x 803.52(V)	mm	
Outline Dimension	1454.28(H) x 833.42 (V) x 76.3(D)	mm	D: front bezel to T-con cover
Driver Element	a-Si TFT active matrix		
Bezel Opening	1428.48(H) x 809.52(V)	mm	
Display Colors	10 bit, 1.07B	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.744	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Rotate Function	Unachievable		Note 1
Display Orientation	Signal input with "ABC"		Note 2

Note 1: Rotate Function refers to LCD display could be able to rotate.

Note 2: LCD display as below illustrated when signal input with ABC"

Rear side   Front side

Tcon board

ABC

2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit

| Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[^{o}C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[^{o}C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[^{o}C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39℃ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40℃ or less. At temperatures greater than 40℃, the wet bulb temperature must not exceed 39℃.

Note 3: Surface temperature is measured at 50℃ Dry condition

3. Electrical Specification

The T650HVN05.4 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The other is to power Back Light Unit.

3.1 Electrical Characteristics

3.1.1: DC Characteristics

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LCD							
Power Supply Input Voltage		V_{DD}	10.8	12	13.2	V_{DC}	
Power Supply Input Current		I_{DD}	--	1.6	2.8	A	1
Power Consumption		P_C	--	19.2	36.96	Watt	1
Inrush Current		I_{RUSH}	--	--	7.5	A	2
Permissible Ripple of Power Supply Input Voltage		V_{RP}	--	--	$V_{DD} * 5\%$	mV_{pk-pk}	3
LVDS Interface	Input Differential Voltage	$\lvert V_{ID} \rvert$	200	400	600	mV_{DC}	4
	Differential Input High Threshold Voltage	V_{TH}	+100	--	+300	mV_{DC}	4
	Differential Input Low Threshold Voltage	V_{TL}	-300	--	-100	mV_{DC}	4
	Input Common Mode Voltage	V_{ICM}	1.1	1.25	1.4	V_{DC}	4
CMOS Interface	Input High Threshold Voltage	V_{IH} (High)	2.7	--	3.3	V_{DC}	6
	Input Low Threshold Voltage	V_{IL} (Low)	0	--	0.6	V_{DC}	6
Backlight Power Consumption		P_{BL}	--	187.2	196.6	Watt	
Life time (MTTF)			30000			Hour	10,11

3.1.2: AC Characteristics

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LVDS Interface	Input Channel Pair Skew Margin	$t_{SKEW (CP)}$	-500	--	+500	ps	7
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	--	Fclk +3%	MHz	8
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	--	200	KHz	8
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5	-- --	0.4 0.5	ns	9
I2C Interface	SCL clock frequency	F_{SCL}	0	--	400	KHZ	
	I2C clock high level	T_{SCHi}	0.6	--	--	us	
	I2C clock low level	T_{SCLo}	1.2	--	--	us	
	I2C data setup time	T_{SDS}	100	--	--	ns	
	I2C data hold time	T_{SDH}	0	--	900	ns	
	SDA and SCL rise time	T_R	--	--	1000	ns	
	SDA and SCL fall time	T_F	--	--	300	ns	

3.1.3 DRIVER CHARACTERISTICS

| Item	Symbol	Min	Max	Unit	Condition
Driver Surface Temperature	DST		100	[℃]	Note

Note : Any point on the driver surface must be less than 100℃ under any conditions.

Note :

1. Test Condition:
   (1) V_{DD} = 12.0V
   (2) Fv = 120Hz
   (3) Fclk= Max freq.
   (4) Temperature = 25 ℃
   (5) Typ. Input current : White Pattern
       Max. Input current: Heavy loading pattern defined by AUO

**2.** Measurement condition : Rising time = 400us

3. Test Condition:
(1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
(2) Under Max. Input current spec. condition.

4. V_{ICM} = 1.25V

5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.

6. Input Channel Pair Skew Margin.

CH1_x

CH2_x, CH3_x
CH4_x

Tclk

(Fclk=1/Tclk)

$t_{SKEW\,(CP)}$ $t_{SKEW\,(CP)}$

Note: x = 0, 1, 2, 3, 4

7. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.

$1/F_{SS}$

Fclk_ss(max)

Fclk

Fclk_ss(min)

8. Receiver Data Input Margin

Parameter	Symbol	Rating			Unit	Note
		Min	**Type**	**Max**		
Input Clock Frequency	Fclk	Fclk (min)	--	Fclk (max)	MHz	**T=1/Fclk**
Input Data Position0	tRIP1	-|tRMG|	0	|tRMG|	ns	
Input Data Position1	tRIP0	T/7-|tRMG|	T/7	T/7+|tRMG|	ns	
Input Data Position2	tRIP6	2T/7-|tRMG|	2T/7	2T/7+|tRMG|	ns	
Input Data Position3	tRIP5	3T/7-|tRMG|	3T/7	3T/7+|tRMG|	ns	
Input Data Position4	tRIP4	4T/7-|tRMG|	4T/7	4T/7+|tRMG|	ns	
Input Data Position5	tRIP3	5T/7-|tRMG|	5T/7	5T/7+|tRMG|	ns	
Input Data Position6	tRIP2	6T/7-|tRMG|	6T/7	6T/7+|tRMG|	ns	

9. The relative humidity must not exceed 80% non-condensing at temperatures of 40℃ or less. At temperatures greater than 40℃, the wet bulb temperature must not exceed 39℃. When operate at low temperatures, the brightness of LED will drop and the life time of LED will be reduced.

10. The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at Ta = 25±2℃]

## 3.2 Interface Connections

3.2.1 T-CON BOARD PIN MAP

● LCD connector: FI-RE51S-HF / FI-RE41S-HF (JAE, LVDS connector)

PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	No connection (for AUO test only. Do not connect)	26	N.C.	No connection (for AUO test only. Do not connect)
2	SCL	EEPROM Serial Clock	27	N.C.	No connection (for AUO test only. Do not connect)
3	WP	EEPROM Write Protection High(3.3V) for Writable, Open/Low(GND) for Protection	28	CH2_0-	LVDS Channel 2, Signal 0-
4	SDA	EEPROM Serial Data	29	CH2_0+	LVDS Channel 2, Signal 0+
5	BITSEL	LVDS 8/10bit Input Selection Open/Low(GND) : 8bits High(3.3V) : 10bits	30	CH 2_1-	LVDS Channel 2, Signal 1-
6	NC	No connection (for AUO test only. Do not connect)	31	CH2_1+	LVDS Channel 2, Signal 1+
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	32	CH2_2-	LVDS Channel 2, Signal 2-
8	N.C.	No connection (for AUO test only. Do not connect)	33	CH2_2+	LVDS Channel 2, Signal 2+
9	N.C.	No connection (for AUO test only. Do not connect)	34	GND	Ground
10	N.C.	No connection (for AUO test only. Do not connect)	35	CH2_CLK-	LVDS Channel 2, Clock -
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
15	CH1_1+	LVDS Channel 1, Signal 1+	40	CH2_4-	LVDS Channel 2, Signal 4-
16	CH1_2-	LVDS Channel 1, Signal 2-	41	CH2_4+	LVDS Channel 2, Signal 4+
17	CH1_2+	LVDS Channel 1, Signal 2+	42	N.C.	No connection (for AUO test only. Do not connect)
18	GND	Ground	43	N.C.	No connection (for AUO test only. Do not connect)
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection (for AUO test only. Do not connect)
23	CH1_3+	LVDS Channel 1, Signal 3+	48	V_{DD}	Power Supply, +12V DC Regulated
24	CH1_4-	LVDS Channel 1, Signal 4-	49	V_{DD}	Power Supply, +12V DC Regulated
25	CH1_4+	LVDS Channel 1, Signal 4+	50	V_{DD}	Power Supply, +12V DC Regulated
			51	V_{DD}	Power Supply, +12V DC Regulated

PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	No connection (for AUO test only. Do not connect)	21	CH3_3+	LVDS Channel 3, Signal 3+
2	N.C.	No connection (for AUO test only. Do not connect)	22	CH3_4-	LVDS Channel 3,Signal 4-(for 10bit input)
3	N.C.	No connection (for AUO test only. Do not connect)	23	CH3_4+	LVDS Channel 3,Signal 4+(for 10bit input)
4	N.C.	No connection (for AUO test only. Do not connect)	24	GND	Ground
5	N.C.	No connection (for AUO test only. Do not connect)	25	GND	Ground
6	N.C.	No connection (for AUO test only. Do not connect)	26	CH4_0-	LVDS Channel 4, Signal 0-
7	N.C.	No connection (for AUO test only. Do not connect)	27	CH4_0+	LVDS Channel 4, Signal 0+
8	N.C.	No connection (for AUO test only. Do not connect)	28	CH4_1-	LVDS Channel 4, Signal 1-
9	GND	Ground	29	CH4_1+	LVDS Channel 4, Signal 1+
10	CH3_0-	LVDS Channel 3, Signal 0-	30	CH4_2-	LVDS Channel 4, Signal 2-
11	CH3_0+	LVDS Channel 3, Signal 0+	31	CH4_2+	LVDS Channel 4, Signal 2+
12	CH3_1-	LVDS Channel 3, Signal 1-	32	GND	Ground
13	CH3_1+	LVDS Channel 3, Signal 1+	33	CH4_CLK-	LVDS Channel 4, Clock -
14	CH3_2-	LVDS Channel 3, Signal 2-	34	CH4_CLK+	LVDS Channel 4, Clock +
15	CH3_2+	LVDS Channel 3, Signal 2+	35	GND	Ground
16	GND	Ground	36	CH4_3-	LVDS Channel 4, Signal 3-
17	CH3_CLK-	LVDS Channel 3, Clock -	37	CH4_3+	LVDS Channel 4, Signal 3+
18	CH3_CLK+	LVDS Channel 3, Clock +	38	CH4_4-	LVDS Channel 4,Signal 4-(for 10bit input)
19	GND	Ground	39	CH4_4+	LVDS Channel 4,Signal 4+(for 10bit input)
20	CH3_3-	LVDS Channel 3, Signal 3-	40	GND	Ground
			41	GND	Ground

3.2.2: LVDS connector control and I2C pin description

Note * : Open/High(3.3V)

3.3V
3.3kΩ
100Ω
20kΩ

Note ** : Open/Low(GND)

100Ω
2.833kΩ

**Note *** : Open/Low(GND)**

3D_EN control signal can only "pull high" in the middle of vertical blanking area (Tblk(V))

100Ω
2.833kΩ

Tv
Tblk(v)   Tdsp(v)
Th
Mpixel
N Lin d

DE

RGB Data   Line N   Invalid Data   Line 1   Line 2   Line 3   Line 4   Line N   Invalid Data

3DEN

Note ** : SCL/SDA**

3.3V
3.3kΩ
100Ω
215pF

Note *** : WP**

100Ω
4.7kΩ

3.2.3 LVDS OPTION for 10 bit

■ LVDS Option = High/Open➔NS

	Previous Cycle			Current Cycle						Next Cycle

Clock

CHx_0+ CHx_0-	R1	R0	G0	R5	R4	R3	R2	R1	R0	G0
CHx_1+ CHx_1-	G2	G1	B1	B0	G5	G4	G3	G2	G1	B1
CHx_2+ CHx_2-	B3	B2	DE	NA	NA	B5	B4	B3	B2	DE
CHx_3+ CHx_3-	R7	R6	NA	B7	B6	G7	G6	R7	R6	NA
CHx_4+ CHx_4-	R9	R8	NA	B9	B8	G9	G8	R9	R8	NA

Note: x = 1, 2, 3, 4…

■ LVDS Option = Low➔JEIDA

	Previous Cycle			Current Cycle						Next Cycle

Clock

CHx_0+ CHx_0-	R5	R4	G4	R9	R8	R7	R6	R5	R4	G4
CHx_1+ CHx_1-	G6	G5	B5	B4	G9	G8	G7	G6	G5	B5
CHx_2+ CHx_2-	B7	B6	DE	NA	NA	B9	B8	B7	B6	DE
CHx_3+ CHx_3-	R3	R2	NA	B3	B2	G3	G2	R3	R2	NA
CHx_4+ CHx_4-	R1	R0	NA	B1	B0	G1	G0	R1	R0	NA

Note: x = 1, 2, 3, 4…

3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	1100	1130	1450	Th
	Active	Tdisp (v)		1080		
	Blanking	Tblk (v)	20	50	370	Th
Horizontal Section	Period	Th	520	570	580	Tclk
	Active	Tdisp (h)		480		
	Blanking	Tblk (h)	40	90	100	Tclk
Clock	Frequency	Fclk=1/Tclk	64.8	77.29	80.74	MHz
Vertical Frequency	Frequency	Fv	94	120	122	Hz
Horizontal Frequency	Frequency	Fh	120	135.6	139.2	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

(2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.

(3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.

(4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.

3.4 Signal Timing Waveforms

3.5 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

Color		Input Color Data																													
		RED										GREEN										BLUE									
		MSB									LSB	MSB									LSB	MSB									
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
G	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
B	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

3.6 POWER SEQUENCE FOR LCD

Parameter	Values			Unit
	Min.	Type.	Max.	
t1	0.4	---	30	Ms
t2	0.1	---	50	Ms
t3	450	---	---	Ms
t4	0 [*1]	---	---	Ms
t5	0	---	---	Ms
t6	---	---	--- [*2]	Ms
t7	500	---	---	Ms
t8	10 [*3]	---	50	Ms
t9	0	---	---	Ms
t10	450	---	---	Ms
t11	150	---	---	Ms

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)

(3) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.

3.7 Backlight Specification (independent driver board)

The backlight unit contains 12pcs light bar.

3.8.1 Electrical specification

	Item	Symbol		Condition	Spec			Unit	Note
					Min	Typ	Max		
1	Input Voltage	VDDB		-	22.8	24	25.2	VDC	-
2	Input Current	I_{DDB}		VDDB=24V		**7.8**	**8.6**	ADC	1
3	Input Power	P_{DDB}		VDDB=24V		**187.2**	**196.6**	W	1
4	Inrush Current	I_{RUSH}		VDDB=24V			4	ADC	2
5	On/Off control voltage	V_{BLON}	ON	VDDB=24V	2	-	5.5	VDC	-
			OFF		0	-	0.8		-
6	On/Off control current	I_{BLON}		VDDB=24V	-	-	1.5	mA	-
7	External PWM Control Voltage	V_EPWM	MAX	VDDB=24V	2	-	5.5	VDC	-
			MIN	VDDB=24V	0	-	0.8		-
8	External PWM Control Current	I_EPWM		VDDB=24V	-	-	2	mADC	-
9	External PWM Duty ratio	D_EPWM		VDDB=24V	5	-	100	%	3
10	External PWM Frequency	F_EPWM		VDDB=24V	140	180	240	Hz	-
11	DET status signal	DET	HI	VDDB=24V	Open Collector			VDC	4
			Lo		0	-	0.8	VDC	4
12	Input Impedance	Rin		VDDB=24V	300			Kohm	-

Note 1 : Dimming ratio= 100% (MAX)（Ta=25±5℃, Turn on for 45minutes）

Note 2: Measurement condition Rising time = 20ms (VDDB : 10%~90%);

Note 3: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 4: Normal : 0~0.8V ; Abnormal : Open collector

3.8.2 Input Pin Assignment

3.8.2-1 LED driver board connector : Cvilux CI0114M1HRL-NH

Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	DET	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector (Recommend Pull high R > 10K, VDD = 3.3V)
12	VBLON	BLU On-Off control: High/Open (2~5.5V) : BL On ; Low (0~0.8V/GND) : BL Off
13	VDIM(**)	Internal PWM (0~3.3V for 5~100% Duty, open for 100%) < NC ; at External PWM mode>
14	PDIM(*)	External PWM (5%~100% Duty, open for 100%) < NC ; at Internal PWM mode>

3.8.2-2 LED driver board connector : Cvilux CI0112M1HRL-NH

Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	NC	NC
12	NC	NC

PWM Dimming : include Internal and External PWM Dimming

(Note*) IF External PWM function includes 5% dimming ratio. Judge condition as below:
(1) Backlight module must be lighted ON normally.
(2) All protection function must work normally.
(3) Uniformity and flicker could NOT be guaranteed

3.8.3 Power Sequence for Backlight (CCFL and LED)

Dip condition for Inverter

Parameter	Value			Units
	Min	Typ	Max	
T1	20	-	-	ms
T2	500	-	-	ms
T3	250	-	-	ms
T4	0	-	-	ms
T5	1	-	-	ms
T6	-	-	10	ms

4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25℃. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of φ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.

Parameter		Symbol	Values			Unit	Notes
			Min.	Typ.	Max		
Contrast Ratio		CR	3200	4000	--		1
Surface Luminance (White)		L_{WH}	280	350	--	cd/m^2	2
Luminance Variation		$\delta_{WHITE(9P)}$	--	--	1.33		3
Response Time (G to G)		Tγ	--	6.5	--	Ms	4
Color Gamut		NTSC		72		%	
Color Coordinates							
	Red	R_X		0.630			
		R_Y		0.330			
	Green	G_X		0.300			
		G_Y	Typ.-0.03	0.610	Typ.+0.03		
	Blue	B_X		0.150			
		B_Y		0.040			
	White	W_X		0.260			
		W_Y		0.260			
Viewing Angle							5
	x axis, right(φ=0°)	θ_r	--	89	--	degree	
	x axis, left(φ=180°)	θ_l	--	89	--	degree	
	y axis, up(φ=90°)	θ_u	--	89	--	degree	
	y axis, down (φ=270°)	θ_d	--	89	--	degree	

Note:

1. Contrast Ratio (CR) is defined mathematically as:

$$\text{Contrast Ratio} = \frac{\text{Surface Luminance of } \mathbf{L_{on5}}}{\text{Surface Luminance of } \mathbf{L_{off5}}}$$

2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input VDDB =24V, $I_{DDB.}$ = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.

3. The variation in surface luminance, δWHITE is defined (center of Screen) as:

$\delta_{WHITE(9P)}$= Maximum(L_{on1}, L_{on2},…,L_{on9})/ Minimum(L_{on1}, L_{on2},…L_{on9})

4. Response time Tγ is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_v=120Hz to optimize.

Measured		Target				
Response Time		**0%**	**25%**	**50%**	**75%**	**100%**
Start	**0%**		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

Tγ is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright) " and "any level of gray(dark)".

Any level of gray (Bright)　　　　**Any level of gray (Dark)**　　　　**Any level of gray (Bright)**

0%, 25%, 50%, 75%, 100%   **0%, 25%, 50%, 75%, 100%**

100%

90%

10%   0%, 25%, 50%, 75%, 100%

**T$_{\gamma}$ (F)**   **T$_{\gamma}$ (R)**

FIG. 2 Luminance

5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle

5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model T650HVN05.4. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Item		Dimension	Unit	Note
Outline Dimension	Horizontal	1454.28	mm	
	Vertical	833.42	mm	
	Depth (Dmin)	55.12	mm	to rear
	Depth (Dmax)	74.82	mm	to inverter cover
Weight		17,500	g	

Front View

Back View

6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60℃, 300hrs
2	Low temperature storage test	3	-20℃, 300hrs
3	High temperature operation test	3	50℃, 300hrs
4	Low temperature operation test	3	-5℃, 300hrs
5	Vibration test (With carton)	6	Random wave (1.05Grms 10~200Hz) Duration : X,Y,Z 10min per axes
6	Drop test (With carton)	6	Height: 20cm Bottom 2 times

7. International Standard

7.1 Safety

(1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.

(2) IEC 60950-1 : 2001, IEC 60065:2001 ; Standard for Safety of International Electrotechnical Commission

(3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

7.2 EMC

(1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992

(2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.

(3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998

8. Packing

8-1 DEFINITION OF LABEL:

A. Panel Label:

xxxxxxxxxxxx-xxxx

Panel Unique ID   **AUO Internal Use**

AU Optronics

RoHS

XXXXX   Model NO: T650HVN05.4   XXXXXXX

Manufactured XX/XX   MADE IN XXXXX

AUO Internal Use   Week   Factory Location

Year   AUO Internal Use

Green mark description

(1) For Pb Free Product, AUO will add ⊘(Pb) for identification.

(2) For RoHs compatible products, AUO will add RoHS for identification.

Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

B. Carton Label:

AU Optronics   **QTY : 6**   RoHS (Pb)

MODEL NO: TXXXHVN05.4

PART NO: 97.65T07.4XX

CUSTOMER NO:

CARTON NO:

Made in XXXXXX   *xxxxx－xxxxxxxxxx*

8-2 PACKING METHODS:

Protect Film   **Creped Paper Tape**   **Anti-Static Bag (Blue)**

Packing Way：Panel Top Side Down

(6) Pcs/ctn

Cushion Set

(6) Pcs/ctn

8-3 Pallet and Shipment Information

	Item	Specification			Packing Remark
		Qty.	Dimension	Weight (kg)	
1	Packing BOX	6pcs/box	1050(L)*280(W)*650(H)	117	Box = 8 kg
					Cushion = 4kg
2	Pallet	1	1550(L)*760(W)*132(H)	15	
3	Boxes per Pallet	1 boxes/pallet			
4	Panels per Pallet	6pcs/pallet			
	Pallet after packing	6	1140(L)*1060(W)*1438(H)	132	

9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1 MOUNTING PRECAUTIONS

(1) You must mount a module using holes arranged in four corners or four sides.

(2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.

(3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.

(4) You should adopt radiation structure to satisfy the temperature specification.

(5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.

(6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)

(7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.

(8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.

(9) Do not open the case because inside circuits do not have sufficient strength.

9-2 OPERATING PRECAUTIONS

(1) The device listed in the product specification sheets was designed and manufactured for TV application

(2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)

(3) Response time depends on the temperature. (In lower temperature, it becomes longer..)

(4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.

(5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.

(6) When fixed patterns are displayed for a long time, remnant image is likely to occur.

(7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall

be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

9-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

(1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5℃ and 35℃ at normal humidity.

(2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

(1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.

(2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.

(3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.